Differences between revisions 2 and 3
⇤ ← Revision 2 as of 2011-03-04 21:51:06 →
Size: 862
Editor: JoeBetzwieser
Comment:
← Revision 3 as of 2011-03-04 21:52:38 → ⇥
Size: 936
Editor: JoeBetzwieser
Comment:
Deletions are marked like this. Additions are marked like this.
Line 1: Line 1:
 A. '''c1ioo''' FE computer. 16 processors. This computer connects to the c1ioo IO chassis. See [[CDS Map/c1iooIOchassis]].

A. '''c1ioo''' FE computer. 16 processors.

This computer connects to the c1ioo IO chassis. See CDS Map/c1iooIOchassis.

A. c1ioo FE computer. 16 processors.

  1. GE Fanuc VMIC 5565 with PMC to PCI adapter board [http://defense.ge-ip.com/account/download/1881/1286 Manual]

    1. This connects to the Reflected memory network hub in rack [#1X7 1X7].

  2. One Stop Systems Host interface card OSS-PCIe-HIB2-x4-H [http://www.onestopsystems.com/documents/OSS-PCIe-HIB2-x4-H-T_003.pdf Manual]

    1. This connects to the [#c1iooIO c1ioo IO] chassis.

  3. Runs c1x03 IOP (input output processor). [https://nodus.ligo.caltech.edu:30889/FE/c1x03_slwebview_files/index.html webview]

  4. Runs c1ioo front end model. Input Output Optics [https://nodus.ligo.caltech.edu:30889/FE/c1ioo_slwebview_files/index.html webview]

  5. Runs c1gcv front end model. Green control vertex [https://nodus.ligo.caltech.edu:30889/FE/c1gcv_slwebview_files/index.html webview]

CDS_Map/c1ioo (last edited 2012-01-03 23:02:40 by localhost)