Differences between revisions 3 and 4
Revision 3 as of 2011-03-04 21:52:38
Size: 936
Comment:
Revision 4 as of 2012-01-03 23:02:40
Size: 960
Editor: localhost
Comment: converted to 1.6 markup
Deletions are marked like this. Additions are marked like this.
Line 4: Line 4:
  1. GE Fanuc VMIC 5565 with PMC to PCI adapter board [http://defense.ge-ip.com/account/download/1881/1286 Manual]
    a. This connects to the Reflected memory network hub in rack [#1X7 1X7].
  1. One Stop Systems Host interface card OSS-PCIe-HIB2-x4-H [http://www.onestopsystems.com/documents/OSS-PCIe-HIB2-x4-H-T_003.pdf Manual]
    a. This connects to the [#c1iooIO c1ioo IO] chassis.
  1. Runs '''c1x03''' IOP (input output processor). [https://nodus.ligo.caltech.edu:30889/FE/c1x03_slwebview_files/index.html webview]
  1. Runs '''c1ioo''' front end model. Input Output Optics [https://nodus.ligo.caltech.edu:30889/FE/c1ioo_slwebview_files/index.html webview]
  1. Runs '''c1gcv''' front end model. Green control vertex [https://nodus.ligo.caltech.edu:30889/FE/c1gcv_slwebview_files/index.html webview]
  1. GE Fanuc VMIC 5565 with PMC to PCI adapter board [[http://defense.ge-ip.com/account/download/1881/1286|Manual]]
    a. This connects to the Reflected memory network hub in rack [[#1X7|1X7]].
  1. One Stop Systems Host interface card OSS-PCIe-HIB2-x4-H [[http://www.onestopsystems.com/documents/OSS-PCIe-HIB2-x4-H-T_003.pdf|Manual]]
    a. This connects to the [[#c1iooIO|c1ioo IO]] chassis.
  1. Runs '''c1x03''' IOP (input output processor). [[https://nodus.ligo.caltech.edu:30889/FE/c1x03_slwebview_files/index.html|webview]]
  1. Runs '''c1ioo''' front end model. Input Output Optics [[https://nodus.ligo.caltech.edu:30889/FE/c1ioo_slwebview_files/index.html|webview]]
  1. Runs '''c1gcv''' front end model. Green control vertex [[https://nodus.ligo.caltech.edu:30889/FE/c1gcv_slwebview_files/index.html|webview]]

This computer connects to the c1ioo IO chassis. See CDS Map/c1iooIOchassis.

A. c1ioo FE computer. 16 processors.

  1. GE Fanuc VMIC 5565 with PMC to PCI adapter board Manual

    1. This connects to the Reflected memory network hub in rack 1X7.

  2. One Stop Systems Host interface card OSS-PCIe-HIB2-x4-H Manual

    1. This connects to the c1ioo IO chassis.

  3. Runs c1x03 IOP (input output processor). webview

  4. Runs c1ioo front end model. Input Output Optics webview

  5. Runs c1gcv front end model. Green control vertex webview

CDS_Map/c1ioo (last edited 2012-01-03 23:02:40 by localhost)