Differences between revisions 17 and 18
⇤ ← Revision 17 as of 2011-03-28 18:59:41 →
Size: 6234
Editor: KojiArai
Comment:
← Revision 18 as of 2012-01-03 23:02:38 → ⇥
Size: 6528
Editor: localhost
Comment: converted to 1.6 markup
Deletions are marked like this. Additions are marked like this.
Line 6: Line 6:
|| . || . || ||<|16> attachment:yarm.png|| ''''' Yarm ''''' || || . || . || ||<|16> {{attachment:yarm.png}}|| ''''' Yarm ''''' ||
Line 8: Line 8:
||[#c1isceyIOFE c1iscey IO/FE] || [#1Y4 1Y4] || attachment:rack.png|| || ||[[#c1isceyIOFE|c1iscey IO/FE]] || [[#1Y4|1Y4]] || {{attachment:rack.png}}|| ||
Line 13: Line 13:
|| [#c1lscIOFE c1lsc IO/FE] || [#1Y3 1Y3] || attachment:rack.png|| ||
|| . || [#1Y2 1Y2]|| attachment:rack.png|| ||		 || [[#c1lscIOFE|c1lsc IO/FE]] || [[#1Y3|1Y3]] || {{attachment:rack.png}}|| ||
|| . || [[#1Y2|1Y2]]|| {{attachment:rack.png}}|| ||
Line 16: Line 16:
|| . || [#1Y1 1Y1]||attachment:rack.png || ||
|| . || [#OMC OMC] || ||		 || . || [[#1Y1|1Y1]]||{{attachment:rack.png}} || ||
|| . || [[#OMC|OMC]] || ||
Line 19: Line 19:
|| . || . || || || || || || || || || || [#1X8 1X8]|| attachment:rack.png || ''''' Xarm '''''||
|| . || . || ||<-30> attachment:xarm.png ||
|| . || . || ||attachment:rack.png ||attachment:rack.png || ||attachment:rack.png ||attachment:rack.png ||attachment:rack.png ||attachment:rack.png || attachment:rack.png || ||attachment:rack.png || ||
|| . || || || || [#1X1 1X1] || [#1X2 1X2] || - - || [#1X3 1X3] || [#1X4 1X4]|| [#1X5 1X5] || [#1X6 1X6]|| [#1X7 1X7]|| - - || [#1X9 1X9]|| - - ||
|| . || || || || [#c1iooIO c1ioo IO] || [#c1iooFE c1ioo FE] || - - || - - || c1sus [#c1susIO IO]/[#c1susFE FE] || - - || [#fb fb] || - - || - - || [#c1iscexIOFE c1iscex IO/FE] || - - ||		 || . || . || || || || || || || || || || [[#1X8|1X8]]|| {{attachment:rack.png}} || ''''' Xarm '''''||
|| . || . || ||<-30> {{attachment:xarm.png}} ||
|| . || . || ||{{attachment:rack.png}} ||{{attachment:rack.png}} || ||{{attachment:rack.png}} ||{{attachment:rack.png}} ||{{attachment:rack.png}} ||{{attachment:rack.png}} || {{attachment:rack.png}} || ||{{attachment:rack.png}} || ||
|| . || || || || [[#1X1|1X1]] || [[#1X2|1X2]] || - - || [[#1X3|1X3]] || [[#1X4|1X4]]|| [[#1X5|1X5]] || [[#1X6|1X6]]|| [[#1X7|1X7]]|| - - || [[#1X9|1X9]]|| - - ||
|| . || || || || [[#c1iooIO|c1ioo IO]] || [[#c1iooFE|c1ioo FE]] || - - || - - || c1sus [[#c1susIO|IO]]/[[#c1susFE|FE]] || - - || [[#fb|fb]] || - - || - - || [[#c1iscexIOFE|c1iscex IO/FE]] || - - ||
Line 26: Line 26:
[[BR]]
[[BR]]		 <<BR>>
<<BR>>
Line 30: Line 30:
attachment:NetworkTopology.pdf [[attachment:NetworkTopology.pdf]]
Line 32: Line 32:
[[BR]] <<BR>>
Line 37: Line 37:
 A. '''c1ioo''' IO chassis. See [[CDS/CDS Map/c1iooIOchassis]]  A. '''c1ioo''' IO chassis. See [[CDS/CDS_Map/c1iooIOchassis]]
Line 52: Line 52:
 A. '''c1sus''' IO chassis. See [[CDS/CDS Map/c1susIOchassis]]  A. '''c1sus''' IO chassis. See [[CDS/CDS_Map/c1susIOchassis]]
Line 54: Line 54:
  1. Timing board [https://dcc.ligo.org/cgi-bin/private/DocDB/ShowDocument?docid=7093 D070071]   1. Timing board [[https://dcc.ligo.org/cgi-bin/private/DocDB/ShowDocument?docid=7093|D070071]]
Line 56: Line 56:
  1. Advanced LIGO IO chassis Interface board [https://dcc.ligo.org/cgi-bin/private/DocDB/ShowDocument?docid=5250 D0902029-V3]
  1. 4 ADCs PMC66-16AI6455A-64-50M [http://www.generalstandards.com/download.php?catid=usermanual&file=pmc16ai64_man_090406.pdf Manual]		   1. Advanced LIGO IO chassis Interface board [[https://dcc.ligo.org/cgi-bin/private/DocDB/ShowDocument?docid=5250|D0902029-V3]]
  1. 4 ADCs PMC66-16AI6455A-64-50M [[http://www.generalstandards.com/download.php?catid=usermanual&file=pmc16ai64_man_090406.pdf|Manual]]
Line 62: Line 62:
  1. 4 ADL General Standards 16 bit ADC Adapter Boards [https://dcc.ligo.org/cgi-bin/private/DocDB/ShowDocument?docid=5190 D0902006]
   a. ADC 0 adapter board in slot 3 connects to top anti-aliasing chassis in rack [#1X5 1X5].
   a. ADC 1 adapter board in slot 5 connects to bottom Anti-aliasing chassis in rack [#1X5 1X5]. 		  1. 4 ADL General Standards 16 bit ADC Adapter Boards [[https://dcc.ligo.org/cgi-bin/private/DocDB/ShowDocument?docid=5190|D0902006]]
   a. ADC 0 adapter board in slot 3 connects to top anti-aliasing chassis in rack [[#1X5|1X5]].
   a. ADC 1 adapter board in slot 5 connects to bottom Anti-aliasing chassis in rack [[#1X5|1X5]].
Line 66: Line 66:
   a. ADC 3 adapter board in slot 6 connects to anti-aliasing chassis in rack [#1X7 1X7]
  1. 3 DACs PMC66-16AO16-16-F0-OF [http://www.generalstandards.com/download.php?catid=usermanual&file=pmc66_16ao16_man_090406.pdf Manual]		    a. ADC 3 adapter board in slot 6 connects to anti-aliasing chassis in rack [[#1X7|1X7]]
  1. 3 DACs PMC66-16AO16-16-F0-OF [[http://www.generalstandards.com/download.php?catid=usermanual&file=pmc66_16ao16_man_090406.pdf|Manual]]
Line 71: Line 71:
  1. 3 ADL General Standards 16 bit DAC Adapter Boards [https://dcc.ligo.org/cgi-bin/private/DocDB/ShowDocument?docid=6787 D0902496-v1]
   a. DAC 0 adapter board in slot 2 connects to top most DAC to IDC adapter D080303 in rack [#1X5 1X5]
   a. DAC 1 adapter board in slot 11 connects to middle DAC to IDC adapter D080303 in rack [#1X5 1X5]
   a. DAC 2 adapter board in slot 10 connects to bottom DAC to IDC adapter D080303 in rack [#1X5 1X5]
  1. 1 Contec DIO-1616L-PE Isolated Digital IO board [http://www.contec.com/products/dlrank/dlranklog.cgi?dl=DIO-1616L-PE:LYFY76:1/1 Manual]		   1. 3 ADL General Standards 16 bit DAC Adapter Boards [[https://dcc.ligo.org/cgi-bin/private/DocDB/ShowDocument?docid=6787|D0902496-v1]]
   a. DAC 0 adapter board in slot 2 connects to top most DAC to IDC adapter D080303 in rack [[#1X5|1X5]]
   a. DAC 1 adapter board in slot 11 connects to middle DAC to IDC adapter D080303 in rack [[#1X5|1X5]]
   a. DAC 2 adapter board in slot 10 connects to bottom DAC to IDC adapter D080303 in rack [[#1X5|1X5]]
  1. 1 Contec DIO-1616L-PE Isolated Digital IO board [[http://www.contec.com/products/dlrank/dlranklog.cgi?dl=DIO-1616L-PE:LYFY76:1/1|Manual]]
Line 77: Line 77:
  1. 4 Contec DO-32L-PE Isolated Digital Output Board [http://www.contec.com/products/dlrank/dlranklog.cgi?dl=DIO-1616L-PE:LYFY76:1/1 Manual]
   a. BO0 is in slot 9 and connects to top most Binary IO adapter in rack [#1X5 1X5]
   a. BO1 is in slot 8 and connects to 2nd from the top Binary IO adapter in rack [#1X5 1X5]
   a. BO2 is in slot 7 and connects to 3rd from the top Binary IO adapter in rack [#1X5 1X5]
   a. BO3 is in slot 6 and connects to bottom Binary IO adapter in rack [#1X5 1X5]		   1. 4 Contec DO-32L-PE Isolated Digital Output Board [[http://www.contec.com/products/dlrank/dlranklog.cgi?dl=DIO-1616L-PE:LYFY76:1/1|Manual]]
   a. BO0 is in slot 9 and connects to top most Binary IO adapter in rack [[#1X5|1X5]]
   a. BO1 is in slot 8 and connects to 2nd from the top Binary IO adapter in rack [[#1X5|1X5]]
   a. BO2 is in slot 7 and connects to 3rd from the top Binary IO adapter in rack [[#1X5|1X5]]
   a. BO3 is in slot 6 and connects to bottom Binary IO adapter in rack [[#1X5|1X5]]
Line 83: Line 83:
   a. This is in the far right slot when looking at the back of the chassis. It connects to the [#c1susFE c1sus FE] computer.    a. This is in the far right slot when looking at the back of the chassis. It connects to the [[#c1susFE|c1sus FE]] computer.
Line 86: Line 86:
  1. GE Fanuc VMIC 5565 with PMC to PCI adapter board [http://defense.ge-ip.com/account/download/1881/1286 Manual]
    a. This connects to the Reflected memory network hub in rack [#1X7 1X7].		   1. GE Fanuc VMIC 5565 with PMC to PCI adapter board [[http://defense.ge-ip.com/account/download/1881/1286|Manual]]
    a. This connects to the Reflected memory network hub in rack [[#1X7|1X7]].
Line 89: Line 89:
    a. This connects to the Dolphin DXS410 dx 10 Port Switch in rack [#1X4 1X4]     a. This connects to the Dolphin DXS410 dx 10 Port Switch in rack [[#1X4|1X4]]
Line 91: Line 91:
    a. This connects to the [#c1susIO c1sus IO] chassis.
  1. Runs '''c1x02''' IOP (input output processor). [https://nodus.ligo.caltech.edu:30889/FE/c1x02_slwebview_files/index.html webview]
  1. Runs '''c1sus''' front end model. Suspensions. [https://nodus.ligo.caltech.edu:30889/FE/c1sus_slwebview_files/index.html webview]
  1. Runs '''c1mcs''' front end model. Mode Cleaner Suspensions. [https://nodus.ligo.caltech.edu:30889/FE/c1sus_slwebview_files/index.html webview]
  1. Runs '''c1rfm''' front end model. Reflected memory. [https://nodus.ligo.caltech.edu:30889/FE/c1rfm_slwebview_files/index.html webview]
  1. Runs '''c1pem''' front end model. Physical Environment Monitor. [https://nodus.ligo.caltech.edu:30889/FE/c1pem_slwebview_files/index.html webview]		     a. This connects to the [[#c1susIO|c1sus IO]] chassis.
  1. Runs '''c1x02''' IOP (input output processor). [[https://nodus.ligo.caltech.edu:30889/FE/c1x02_slwebview_files/index.html|webview]]
  1. Runs '''c1sus''' front end model. Suspensions. [[https://nodus.ligo.caltech.edu:30889/FE/c1sus_slwebview_files/index.html|webview]]
  1. Runs '''c1mcs''' front end model. Mode Cleaner Suspensions. [[https://nodus.ligo.caltech.edu:30889/FE/c1sus_slwebview_files/index.html|webview]]
  1. Runs '''c1rfm''' front end model. Reflected memory. [[https://nodus.ligo.caltech.edu:30889/FE/c1rfm_slwebview_files/index.html|webview]]
  1. Runs '''c1pem''' front end model. Physical Environment Monitor. [[https://nodus.ligo.caltech.edu:30889/FE/c1pem_slwebview_files/index.html|webview]]
Line 99: Line 99:
    a. Connects to c1sus FE computer in [#1X4 1X4] and via fiber to the c1lsc FE computer in rack [#1Y3 1Y3]     a. Connects to c1sus FE computer in [[#1X4|1X4]] and via fiber to the c1lsc FE computer in rack [[#1Y3|1Y3]]

Still under construction

CDS Map

.

.

yarm.png

Yarm

.

.

c1iscey IO/FE

1Y4

rack.png

.

.

.

.

.

.

.

.

c1lsc IO/FE

1Y3

rack.png

.

1Y2

rack.png

.

.

.

1Y1

rack.png

.

OMC

.

.

.

.

1X8

rack.png

Xarm

.

.

xarm.png

.

.

rack.png

rack.png

rack.png

rack.png

rack.png

rack.png

rack.png

rack.png

.

1X1

1X2

- -

1X3

1X4

1X5

1X6

1X7

- -

1X9

- -

.

c1ioo IO

c1ioo FE

- -

- -

c1sus IO/FE

- -

fb

- -

- -

c1iscex IO/FE

- -

Art courtesy of Kiwamu

Useful Diagrams

NetworkTopology.pdf


1X1

  1. c1ioo IO chassis. See CDS/CDS_Map/c1iooIOchassis

1X2

  1. c1ioo FE computer. Runs c1x03, c1ioo, c1gcv. See CDS/CDS Map/c1ioo

1X3

1X4

  1. c1sus IO chassis. See CDS/CDS_Map/c1susIOchassis

    1. Trenton BPX6806 506806, 18 slot PCIe backplane

    2. Timing board D070071

      1. Connects to IO chassis interface

    3. Advanced LIGO IO chassis Interface board D0902029-V3

    4. 4 ADCs PMC66-16AI6455A-64-50M Manual

      1. ADC 0 is in slot 1, and connects to ADC Adapter Board in slot 3
      2. ADC 1 is in slot 4 and connects to ADC Adapter Board in slot 5
      3. ADC 2 is in slot 3 and connects to ADC Adapter board in slot 4
      4. ADC 3 is in slot 5 and connects to ADC Adapter board in slot 6

    5. 4 ADL General Standards 16 bit ADC Adapter Boards D0902006

      1. ADC 0 adapter board in slot 3 connects to top anti-aliasing chassis in rack 1X5.

      2. ADC 1 adapter board in slot 5 connects to bottom Anti-aliasing chassis in rack 1X5.

      3. ADC 2 adapter board in slot 4 connects to DB37 to ADC SCSI Adapter D080302

      4. ADC 3 adapter board in slot 6 connects to anti-aliasing chassis in rack 1X7

    6. 3 DACs PMC66-16AO16-16-F0-OF Manual

      1. DAC 0 is in slot 2 and connects to DAC Adapter Board in slot 2
      2. DAC 1 is in slot 11 and connects to DAC Adapter Board in slot 11
      3. DAC 2 is in slot 10 and connects to DAC Adapter Board in slot 10

    7. 3 ADL General Standards 16 bit DAC Adapter Boards D0902496-v1

      1. DAC 0 adapter board in slot 2 connects to top most DAC to IDC adapter D080303 in rack 1X5

      2. DAC 1 adapter board in slot 11 connects to middle DAC to IDC adapter D080303 in rack 1X5

      3. DAC 2 adapter board in slot 10 connects to bottom DAC to IDC adapter D080303 in rack 1X5

    8. 1 Contec DIO-1616L-PE Isolated Digital IO board Manual

      1. This is in slot 16 and connects to IO chassis Interface

    9. 4 Contec DO-32L-PE Isolated Digital Output Board Manual

      1. BO0 is in slot 9 and connects to top most Binary IO adapter in rack 1X5

      2. BO1 is in slot 8 and connects to 2nd from the top Binary IO adapter in rack 1X5

      3. BO2 is in slot 7 and connects to 3rd from the top Binary IO adapter in rack 1X5

      4. BO3 is in slot 6 and connects to bottom Binary IO adapter in rack 1X5

    10. One Stop Systems expansion link board OSS-MAX-EXP-ELB-C

      1. This is in the far right slot when looking at the back of the chassis. It connects to the c1sus FE computer.

  2. c1sus FE chassis. 6 processors. See CDS/CDS Map/c1susFEcomputer

    1. GE Fanuc VMIC 5565 with PMC to PCI adapter board Manual

      1. This connects to the Reflected memory network hub in rack 1X7.

    2. Dolphin DXH510 PCI Express Host Adapter

      1. This connects to the Dolphin DXS410 dx 10 Port Switch in rack 1X4

    3. One Stop Systems host interface board OSS-PCIe-HIB2-x4-H

      1. This connects to the c1sus IO chassis.

    4. Runs c1x02 IOP (input output processor). webview

    5. Runs c1sus front end model. Suspensions. webview

    6. Runs c1mcs front end model. Mode Cleaner Suspensions. webview

    7. Runs c1rfm front end model. Reflected memory. webview

    8. Runs c1pem front end model. Physical Environment Monitor. webview

  3. Dolphin DXS410 dx 10 Port Switch

    1. Connects to c1sus FE computer in 1X4 and via fiber to the c1lsc FE computer in rack 1Y3

1X5

1X6

1X7

1X8

1X9

1Y1

1Y2

1Y3

1Y4

CDS/CDS_Map (last edited 2012-01-03 23:02:38 by localhost)