Differences between revisions 4 and 5
⇤ ← Revision 4 as of 2011-03-28 18:58:19 →
Size: 3168
Editor: KojiArai
Comment:
← Revision 5 as of 2012-01-03 23:02:40 → ⇥
Size: 3243
Editor: localhost
Comment: converted to 1.6 markup
Deletions are marked like this. Additions are marked like this.
Line 4: Line 4:
attachment:c1susIOchassis.png {{attachment:c1susIOchassis.png}}
Line 6: Line 6:
attachment:c1susIOchassis.pdf [[attachment:c1susIOchassis.pdf]]
Line 8: Line 8:
attachment:c1susIOchassis.graffle.zip [[attachment:c1susIOchassis.graffle.zip]]
Line 12: Line 12:
  1. Timing board [https://dcc.ligo.org/cgi-bin/private/DocDB/ShowDocument?docid=7093 D070071]   1. Timing board [[https://dcc.ligo.org/cgi-bin/private/DocDB/ShowDocument?docid=7093|D070071]]
Line 14: Line 14:
  1. Advanced LIGO IO chassis Interface board [https://dcc.ligo.org/cgi-bin/private/DocDB/ShowDocument?docid=5250 D0902029-V3]
  1. 4 ADCs PMC66-16AI6455A-64-50M [http://www.generalstandards.com/download.php?catid=usermanual&file=pmc16ai64_man_090406.pdf Manual]		   1. Advanced LIGO IO chassis Interface board [[https://dcc.ligo.org/cgi-bin/private/DocDB/ShowDocument?docid=5250|D0902029-V3]]
  1. 4 ADCs PMC66-16AI6455A-64-50M [[http://www.generalstandards.com/download.php?catid=usermanual&file=pmc16ai64_man_090406.pdf|Manual]]
Line 20: Line 20:
  1. 4 ADL General Standards 16 bit ADC Adapter Boards [https://dcc.ligo.org/cgi-bin/private/DocDB/ShowDocument?docid=5190 D0902006]
   a. ADC 0 adapter board in slot 3 connects to top anti-aliasing chassis in rack [#1X5 1X5].
   a. ADC 1 adapter board in slot 5 connects to bottom Anti-aliasing chassis in rack [#1X5 1X5]. 		  1. 4 ADL General Standards 16 bit ADC Adapter Boards [[https://dcc.ligo.org/cgi-bin/private/DocDB/ShowDocument?docid=5190|D0902006]]
   a. ADC 0 adapter board in slot 3 connects to top anti-aliasing chassis in rack [[#1X5|1X5]].
   a. ADC 1 adapter board in slot 5 connects to bottom Anti-aliasing chassis in rack [[#1X5|1X5]].
Line 24: Line 24:
   a. ADC 3 adapter board in slot 6 connects to anti-aliasing chassis in rack [#1X7 1X7]
  1. 3 DACs PMC66-16AO16-16-F0-OF [http://www.generalstandards.com/download.php?catid=usermanual&file=pmc66_16ao16_man_090406.pdf Manual]		    a. ADC 3 adapter board in slot 6 connects to anti-aliasing chassis in rack [[#1X7|1X7]]
  1. 3 DACs PMC66-16AO16-16-F0-OF [[http://www.generalstandards.com/download.php?catid=usermanual&file=pmc66_16ao16_man_090406.pdf|Manual]]
Line 29: Line 29:
  1. 3 ADL General Standards 16 bit DAC Adapter Boards [https://dcc.ligo.org/cgi-bin/private/DocDB/ShowDocument?docid=6787 D0902496-v1]   1. 3 ADL General Standards 16 bit DAC Adapter Boards [[https://dcc.ligo.org/cgi-bin/private/DocDB/ShowDocument?docid=6787|D0902496-v1]]
Line 33: Line 33:
  1. 1 Contec DIO-1616L-PE Isolated Digital IO board [http://www.contec.com/products/dlrank/dlranklog.cgi?dl=DIO-1616L-PE:LYFY76:1/1 Manual]   1. 1 Contec DIO-1616L-PE Isolated Digital IO board [[http://www.contec.com/products/dlrank/dlranklog.cgi?dl=DIO-1616L-PE:LYFY76:1/1|Manual]]
Line 35: Line 35:
  1. 4 Contec DO-32L-PE Isolated Digital Output Board [http://www.contec.com/products/dlrank/dlranklog.cgi?dl=DIO-1616L-PE:LYFY76:1/1 Manual]   1. 4 Contec DO-32L-PE Isolated Digital Output Board [[http://www.contec.com/products/dlrank/dlranklog.cgi?dl=DIO-1616L-PE:LYFY76:1/1|Manual]]

c1sus IO chassis

c1susIOchassis.png

c1susIOchassis.pdf

c1susIOchassis.graffle.zip

  1. c1sus IO chassis. See CDS Map/c1susIOchassis

    1. Trenton BPX6806 506806, 18 slot PCIe backplane

    2. Timing board D070071

      1. Connects to IO chassis interface

    3. Advanced LIGO IO chassis Interface board D0902029-V3

    4. 4 ADCs PMC66-16AI6455A-64-50M Manual

      1. ADC 0 is in slot 1, and connects to ADC Adapter Board in slot 3
      2. ADC 1 is in slot 4 and connects to ADC Adapter Board in slot 5
      3. ADC 2 is in slot 3 and connects to ADC Adapter board in slot 4
      4. ADC 3 is in slot 5 and connects to ADC Adapter board in slot 6

    5. 4 ADL General Standards 16 bit ADC Adapter Boards D0902006

      1. ADC 0 adapter board in slot 3 connects to top anti-aliasing chassis in rack 1X5.

      2. ADC 1 adapter board in slot 5 connects to bottom Anti-aliasing chassis in rack 1X5.

      3. ADC 2 adapter board in slot 4 connects to DB37 to ADC SCSI Adapter D080302

      4. ADC 3 adapter board in slot 6 connects to anti-aliasing chassis in rack 1X7

    6. 3 DACs PMC66-16AO16-16-F0-OF Manual

      1. DAC 0 is in slot 2 and connects to DAC Adapter Board in slot 2
      2. DAC 1 is in slot 11 and connects to DAC Adapter Board in slot 11
      3. DAC 2 is in slot 10 and connects to DAC Adapter Board in slot 10

    7. 3 ADL General Standards 16 bit DAC Adapter Boards D0902496-v1

      1. DAC 0 adapter board in slot 2 connects to top most DAC to IDC adapter D080303 in rack CDS Map#1X5

      2. DAC 1 adapter board in slot 11 connects to middle DAC to IDC adapter D080303 in rack CDS Map#1X5

      3. DAC 2 adapter board in slot 10 connects to bottom DAC to IDC adapter D080303 in rack CDS Map#1X5

    8. 1 Contec DIO-1616L-PE Isolated Digital IO board Manual

      1. This is in slot 16 and connects to IO chassis Interface

    9. 4 Contec DO-32L-PE Isolated Digital Output Board Manual

      1. BO0 is in slot 9 and connects to top most Binary IO adapter in rack CDS Map#1X5

      2. BO1 is in slot 8 and connects to 2nd from the top Binary IO adapter in rack CDS Map#1X5

      3. BO2 is in slot 7 and connects to 3rd from the top Binary IO adapter in rack CDS Map#1X5

      4. BO3 is in slot 6 and connects to bottom Binary IO adapter in rack CDS Map#1X5

    10. One Stop Systems expansion link board OSS-MAX-EXP-ELB-C

      1. This is in the far right slot when looking at the back of the chassis. It connects to the CDS Map#c1susFE computer.

CDS/CDS_Map/c1susIOchassis (last edited 2012-01-03 23:02:40 by localhost)